Client's ref.: 92-093

File: 0492-A40184-US/Dennis/kevin

What is claimed is:

1	 A flipflop, comprising:
2	a differential pair comprising a first transistor
3	and a second transistor, wherein control
4	terminals of the first and second transistors
5	are coupled to a first input signal and a
6	second input signal respectively, and first
7	terminals of the first and second transistors
8	are coupled to a common node;
9	a first latch unit coupled between the common node
10	and a first voltage, and connected to the
11	differential pair in parallel, comprising a
12	first node and a second node to respectively
13	coupled to second terminals of the first and
14	second transistors in the differential pair
15	to generate complementary latch signals
16	according to the first and second input
17	signals;
18	a signal amplification circuit coupled to the
19	differential pair and the first latch unit,
20	comprising a first control terminal coupled
21	to a control signal, to generate
22	complementary amplified signals according to
23	the complementary latch signals; and
24	a second latch unit coupled to the signal amplifier
25	circuit to generate complementary static
26	output signals according to the complementary
27	amplified signals and to maintain the

Client's ref.: 92-093

File: 0492-A40184-US/Dennis/kevin

complementary static output signals, wherein
the first input signal is the inverse of the
second input signal.

- 2. The flipflop as claimed in Claim 1, wherein the signal amplification circuit further comprises second and third control terminals coupled to the first input signal and the second input signal respectively.
- 3. The flipflop as claimed in Claim 2, wherein the first latch unit comprises:
 - a first inverter comprising an input terminal coupled to the second node, and an output terminal; and a second inverter cross-coupled to the first inverter, comprising an input terminal coupled to the first node and the output terminal of the first inverter, and an output terminal coupled to the output terminal of the first inverter and the second node.
- 4. The flipflop as claimed in Claim 2, further comprising a current source transistor coupled between the common node and a second voltage, and comprising a control terminal coupled to the control signal.
- 5. The flipflop as claimed in Claim 4, wherein the differential circuit further comprises:
- a third transistor coupled between the first voltage and
 the first node comprising a control terminal
 coupled to the control signal; and

Client's ref.: 92-093

- a fourth transistor coupled between the first voltage
 and the second node comprising a control terminal
 coupled to the control signal.
 - 6. The flipflop as claimed in Claim 5, wherein the second latch unit comprises:
 - a third inverter comprising an input terminal and an output terminal; and
 - a fourth inverter cross-coupled to the fourth inverter, comprising an input terminal and an output terminal coupled to the output terminal and the input terminal of the third inverter respectively, wherein the input terminals of the third and fourth inverters are coupled to the complementary amplified signals respectively.
 - 7. The flipflop as claimed in Claim 6, wherein the signal amplification circuit comprises:
 - a fifth inverter coupled to the first voltage and comprising an input terminal coupled to the first node;
 - a fifth transistor comprising a first terminal coupled to the fifth inverter, a control terminal coupled to the control terminal of the second transistor, and a second terminal;
 - a sixth transistor comprising a first terminal coupled to the second terminal of the fifth transistor, a second terminal coupled to the second voltage, and a control terminal coupled to the control signal;

Client's ref.: 92-093

voltage.

25

1

2

3

4

5

6

7

8

9

10

11

12

13

File: 0492-A40184-US/Dennis/kevin

- a sixth inverter coupled to the first voltage and 14 comprising an input terminal coupled to the second 15 node; 16 a seventh transistor comprising a first terminal coupled 17 to the sixth inverter, a control terminal coupled 18 to the control terminal of the first transistor, 19 and a second terminal; and 20 an eighth transistor comprising a first terminal coupled 21 22 to the second terminal of the seventh transistor, a control terminal coupled to the control signal, 23 and a second terminal coupled to the second 24
 - 8. The flipflop as claimed in Claim 6, wherein the signal amplification circuit comprises:
 - a fifth transistor comprising a first terminal coupled to the first voltage, a control terminal coupled to first node, and a second terminal;
 - a sixth transistor comprising a first terminal coupled to the second terminal of the fifth transistor, a control terminal coupled to the control terminal of the second transistor, and a second terminal; a seventh transistor comprising a first terminal coupled
 - to the second terminal of the sixth transistor, a second terminal coupled to the second voltage and

a control terminal coupled to the control signal;

- an eighth transistor comprising a first terminal coupled
- to the first voltage, a control terminal coupled
- to the second node, and a second terminal;

Client's ref.: 92-093

- a ninth transistor comprising a first terminal coupled to the second terminal coupled to the eighth transistor, a control terminal coupled to the control terminal of the first transistor, and a second terminal; and
 - a tenth transistor comprising a first terminal coupled to the second terminal of the ninth transistor, a control terminal coupled to the control signal and a second terminal coupled to the second voltage.
 - 9. A flipflop, comprising:
 - a sense amplifier receiving two input signals and outputting complementary latch signals, comprising:
 - a first latch unit coupled between the common node
 and a first voltage, comprising a first
 inverter and a second inverter cross-coupled
 to each other, and comprising a first node and
 a second node to output the complementary
 latch signals respectively; and
 - a differential pair comprising a first transistor and a second transistor, connected to the first latch unit in parallel, wherein control terminals of the first and second transistors are coupled to the two input signal respectively;
 - a signal amplification circuit comprising two input terminals coupled to the first node and the second node respectively, a first control terminal

Client's ref.: 92-093 Final

File: 0492-A40184-US/Dennis/kevin

coupled to a control signal, and two output terminals; and

- a second latch unit comprising a third node and a fourth node coupled to the two output terminals of the signal amplification circuit.
- 10. The flipflop as claimed in Claim 9, wherein, in the first latch unit, the first inverter comprises an input terminal coupled to an output terminal of the second inverter, serving as the second node, and an output terminal coupled to an input terminal of the second inverter, serving as the first node.
- 11. The flipflop as claimed in Claim 10, wherein, in the differential pair, the first and second transistors comprise first terminals coupled to the first node and the second node of the first latch unit respectively and second terminals coupled to a common node together.
- 12. The flipflop as claimed in Claim 11, wherein the differential circuit further comprises:
 - a third transistor coupled between the first voltage and the first node of the first latch unit, and comprising a control terminal coupled to the control signal; and
- a fourth transistor coupled between the first voltage and the second node of the first latch unit, and comprising a control terminal coupled to the control signal.
- 13. The flipflop as claimed in Claim 12, further comprising a current source transistor coupled between the

Client's ref.: 92-093

- common node and a second voltage, and comprising a control terminal coupled to the control signal.
 - 14. The flipflop as claimed in Claim 12, wherein the second latch unit comprises:
 - a third inverter comprising an input terminal and an output terminal; and
 - a fourth inverter cross-coupled to the third inverter, comprising an input terminal coupled to the output terminal of the third inverter, serving as the fourth node, and an output terminal coupled to the input terminal of the third inverter, serving as the third node.
 - 15. The flipflop as claimed in Claim 14, wherein the signal amplification circuit comprises:
 - a fifth inverter coupled to the first voltage, comprising an input terminal coupled to the first node and an output terminal coupled to the third node;
 - a fifth transistor comprising a first terminal coupled to the fifth inverter, a control terminal coupled to the control terminal of the second transistor, and a second terminal;
 - a sixth transistor comprising a first terminal coupled to the second terminal of the fifth transistor, a second terminal coupled to the second voltage, and a control terminal coupled to the control signal; a sixth inverter coupled to the first voltage, comprising an input terminal coupled to the second node and
- an output terminal coupled to the fourth node;

Client's ref.: 92-093

20

File: 0492-A40184-US/Dennis/kevin

17 a seventh transistor comprising a first terminal coupled to the sixth inverter, a control terminal coupled 18 to the control terminal of the first transistor, 19 20 and a second terminal; and 21 an eighth transistor comprising a first terminal coupled 22 to the second terminal of the seventh transistor, 23 a control terminal coupled to the control signal, 24 and a second terminal coupled to the second 25 voltage. 1 The flipflop as claimed in Claim 14, wherein the 2 signal amplification circuit comprises: 3 a fifth transistor comprising a first terminal coupled to the first voltage, a control terminal coupled 4 5 to first node, and a second terminal coupled to the 6 third node: a sixth transistor comprising a first terminal coupled 7 8 to the second terminal of the fifth transistor, a control terminal coupled to the control terminal 9 of the second transistor, and a second terminal; 10 11 a seventh transistor comprising a first terminal coupled to the second terminal of the sixth transistor, a 12 13 second terminal coupled to the second voltage and 14 a control terminal coupled to the control signal; 15 an eighth transistor comprising a first terminal coupled to the first voltage, a control terminal coupled 16 17 to the second node, and a second terminal coupled 18 to the fourth node; a ninth transistor comprising a first terminal coupled 19

to the second terminal coupled to the eighth

Client's ref.: 92-093 File: 0492-A40184-US/Dennis/kevin 21 transistor, a control terminal coupled to the control terminal of the first transistor, and a 22 second terminal; and 23 a tenth transistor comprising a first terminal coupled 24 to the second terminal of the ninth transistor, a 25 26 control terminal coupled to the control signal and a second terminal coupled to the second voltage. 27 1 A flipflop, comprising: a first transistor comprising a first terminal coupled 2 3 to a first voltage, a second terminal coupled to a first node, and a control terminal; 4 5 a second transistor comprising a first terminal coupled to the first node, a control terminal coupled to 6 7 the control terminal of the first transistor, and 8 a second terminal coupled to a common node; a third transistor coupled between the first voltage and 9 the first node; 10 11 a fourth transistor coupled between the first node and the common node, comprising a control terminal 12 13 coupled to a first input signal; 14 a fifth transistor comprising a first terminal coupled 15 to the first voltage, a second terminal coupled to 16 a second node, and a control terminal coupled to 17 the first node; 18 a sixth transistor comprising a control terminal coupled 19 to the control terminal of the fifth transistor, 20 a first terminal coupled to the second node and the

second terminal coupled to the common node;

21

22

control terminal of the first transistor, and a

Client's ref.: 92-093 Final

File: 0492-A40184-US/Dennis/kevin

23	a seventh	transistor	coupled	between	the	first	voltage
24	and	the second	node;				

- an eighth transistor coupled between the second node and the common node, comprising a control terminal coupled to a second input signal, wherein the first input signal is inverse of the second input signal;
- a ninth transistor coupled between the common node and a second voltage, wherein control terminals of the third, seventh and ninth transistors are coupled to a control signal;
- a signal amplification circuit comprising two input terminals coupled to the first and second node respectively, a first control terminal coupled to the control terminal, a second control terminal and a third control terminal respectively coupled to the second and first input signals, a first output terminal and a second output terminal;
- a first inverter comprising an input terminal coupled to the first output terminal of the signal amplification circuit, and an output terminal; and a second inverter comprising an input terminal coupled to the second output terminal of the signal amplification circuit, and an output terminal coupled to the output terminal coupled to the output terminal coupled to the output terminal of the first inverter.
- 18. The flipflop as claimed in Claim 17, the signal amplification circuit comprising;
- a tenth transistor comprising a first terminal coupled to the first voltage, a control terminal coupled

Client's ref.: 92-093

- to the first node, a second terminal as the first output terminal coupled to the input terminal of the first inverter;
 - an eleventh transistor comprising a first terminal coupled to the second terminal of the tenth transistor, a control terminal coupled to the control terminal of first node, and a second terminal;
 - a twelfth transistor comprising a first terminal coupled to the second terminal of the eleventh transistor, a control terminal coupled to the second input signal, and a second terminal;
 - a thirteenth transistor coupled between the second terminal of the twelfth transistor and the second voltage;
 - a fourteenth transistor comprising a first terminal coupled to the first voltage, a control terminal coupled to the second node, and a second terminal as the second output terminal coupled to the input terminal of the second inverter;
 - a fifteenth transistor comprising a first terminal coupled to the second terminal of the fourteenth transistor, a control terminal coupled to the second node, and a second terminal;
 - a sixteenth transistor comprising a first terminal coupled to the second terminal of the fifteenth transistor, a control terminal coupled to the first input signal, and a second terminal; and

Client's ref.: 92-093

- a seventeenth transistor coupled between the second terminal of the sixteenth transistor and the second voltage, control terminals of the thirteenth and seventeenth transistors, as the first control terminal of the signal amplification circuit, coupled to the control terminal.
 - 19. The flipflop as claimed in Claim 17, the signal amplification circuit comprising:
 - a tenth transistor comprising a first terminal coupled to the first voltage, a control terminal coupled to the first node, and second terminal as the first output terminal coupled to the input terminal of the first inverter;
 - an eleventh transistor comprising a first terminal coupled to the second terminal of the tenth transistor, a control terminal coupled to the second input signal, and a second terminal;
 - a twelfth transistor coupled between the second terminal of the eleventh transistor and the second voltage;
 - a thirteenth transistor comprising a first terminal coupled to the first voltage, a control terminal coupled to the second node, and a second terminal as the second output terminal coupled to the input terminal of the second inverter;
 - a fourteenth transistor comprising a first terminal coupled to the second terminal of the thirteenth transistor, a control coupled to the first input signal, and a second terminal; and

Client's ref.: 92-093

23	a fifteenth transistor coupled between the second
24	terminal of the fourteenth transistor and the
25	second voltage, control terminals of the twelfth
26	and fifteenth transistors, as the first control
27	terminal of the signal amplification circuit,
28	coupled to the control signal.